1



# ESRF Fast Orbit Feedback Upgrade

- Topology & Sequencing
- Material involved- Development tools
- Loop latency
- Planning



Fast Orbit Feedback sequencing  $\rightarrow$  1: Beam position acquisition on 224 Libera BPMs





Fast Orbit Feedback sequencing → 2: All positions exchanged between Liberas... ...and transferred to signal processors





Fast Orbit Feedback sequencing → 3: Corrections computation on 8 stations (FPGAs)





Fast Orbit Feedback sequencing → 4: Corrections transferred to Power Converters





Fast Orbit Feedback sequencing  $\rightarrow$  5: Current sent to the correctors...

... and corrections applied to the beam





Fast Orbit Feedback sequencing  $\rightarrow$  5: Current sent to the correctors...

... and corrections applied to the beam





#### **Topology** (1/4 of the corrections) -> Data from digital B.P.M.s



20/10/2009



#### Material involved -> Digital B.P.M. Libera Brilliance

Acquisition:

 224 H & V positions from Libera BPMs grouped by cells (7/cell) Position data rate for fast orbit feedback: 10kHz

There are 2 kinds of communication channels:





Libera Brilliance. Set-up for one cell

<u>Fast communication</u>: copper for the very short links inside one rack and optic fiber for the intercells connections  $\rightarrow$ 





Topology

→ 10kHz communication network



**Communication Controller from Diamond Light Source:** *"Every 100µs, each BPM injects its own beam position values to the FOFB network, and then starts a forwarding or discarding process on the BPM values that it receives. Each BPM position then propagates to all 224 BPMs and the 8 processing* 

modules on the network before the end of the time frame."



Libera Brilliance and Digital Signal Processors communication network is redundant

The full exchange of 224 positions H & V should take 50µs even if a connection is broken



**Topology** (1/4 of the corrections) → **Digital Signal Processing** 



BPMs of 1 cell over 8 and correctors scheme for 1/4<sup>th</sup> of the machine



#### Material involved → PMC module (Gbit Ethernet + Virtex-II FPGA)

- Commercial card in a PCI, same behaviour than Libera (Embedded Diamond L.S. Communication Controller):
  - As communication node <u>and</u> signal processor, the FPGA will embed the signal processing

 $\rightarrow$  <u>Real time inside the FPGA</u>

• For diagnostic purposes or transfer of parameters through the PCI interface

 $\rightarrow$  <u>Not real time</u>



20/10/2009



Material involved → PMC module (Gbit Ethernet + Virtex-II FPGA)

#### Digital Signal Processing:

- Multiplication by the inverted response matrix,
- Digital P.I. correction,
- RS485 Power Converters command.

On an FPGA the computation can be split on many channels running in parallel, the time for computation can be estimated for one channel only:

One compromise between FPGA area occupation and speed can lead to :

224 multiplications + sum, this gives a total of about 300 cycles of the FPGA  $\rightarrow$  less than 3µs



20/10/2009

📣 System Generator: X\_Y\_FOFB\_14channels\_and\_coils\_ou... 💶 🖾 🗙

Compilation Options



## **ESRF Fast Orbit Feedback**

Graphical Programming → System Generator (Matlab / Simulink)

Digital Signal Processing in System Generator:



European Synchrotron Radiation Facility



**Topology** (1/4 of the corrections)

→ Steerers Power Supplies



BPMs of 1 cell over 8 and correctors scheme for 1/4<sup>th</sup> of the machine

20/10/2009

Cell-n

Cell-m



#### Material involved

#### Correction:

- Steerers: 96 Horizontal & Vertical
- Power supplies: 3\*96 channels able to drive up to +/- 1.8 Amp DC and up to 0.2 Amp AC (+/- 15 bits resolution each)

288 channels located in 18 cubicles grouped by <sup>1</sup>/<sub>4</sub> of the machine in the technical gallery.

The corrections will be applied at the acquisition rate, each  $100\mu s$ .

A prototype of AC power supply has been validated in real situation.



1/4 of the steerers DC Power Converters to be replaced by AC-DC Power Converters



The correctors are part of the sextupoles (6 black coils)





#### ESRF Fast Orbit Feedback loop latency

Group delay of FIR:	148 μs	Lihana
Group delay of 2 IIR:	<71 µs ∫	Libera
Distribution of data around the ring (DLS C.C.):	50 μs * )	
Signal processing:	10 µs ** }	Critical inside the
Write into PS controller:	20 µs J	100 µs time irame
Power supply:	70 µs	
Eddy currents in the sextupoles:	75 μs	
Eddy currents in vacuum chamber (stainless-steel):	265 µs	
Total:	<709 μs	

\* Data from Diamond Light Source

\*\* Inside the 8 dedicated FPGAs



#### ESRF Fast Orbit Feedback implementation planning

1)	Optic fibers for the dedicated network	March 2009
2)	Communication Controller on Liberas and one PMC-FPGA processor	Spring 2009
3)	AC Power Converter prototype validation	Spring 2009
4)	Server for multi-turns diagnostics	Beginning 2010
5)	AC Power Converters installed for DC corrections only (Remote access through Ethernet)	
	Fast correction based on air coil correctors remains active	Summer 2010

1) Implementation of the fast orbit correction on 8 PMC-FPGA processors *End 2010* 



#### **Acknowledgements**

Michael Abbott (Diamond Light Source) Tony Dobbing (Diamond Light Source) Gunther Rheim (Diamond Light Source) Isa Uzun (Diamond Light Source) Nicolas Hubert (Soleil) Nicolas Leclercq (Soleil) Francis Epaud (ESRF) Eric Plouviez (ESRF) ESRF Computing service ESRF Diagnostic group ESRF Power Supply group

#### Thank you for your attention !